CHIP-PKG-PCB Co-Design Methodology

نویسندگان

  • Atsushi Sato
  • Yoshiyuki Kimura
  • Motoaki Matsumura
چکیده

For digital devices integrating an image-processing LSI, performance improvement, cost cutting and reduction of the time to market are essential conditions for surviving in the increasingly competitive global market. At the same time, more and more image-processing LSIs are taking the form of large-scale system-on-a-chip (SoC). It is becoming harder to design them as the degree of integration increases, and signal and power integrity issues are appearing due to their processing speed increase and voltage reduction. As a design methodology to address four challenges in recent SoC design (signal and power integrity issues, high-density design, reduction of design turnaround time [TAT], and cost cutting), Fujitsu Semiconductor has established chip-package-printed circuit board (CHIP-PKG-PCB) co-design methodology and made achievements contributing to first-shot full operation of SoCs and digital devices that integrate them. This paper presents our approach to the CHIP-PKG-PCB co-design for dealing with the four challenges above by giving case examples.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Board driven I/O planning & optimization

The vast majority of IC’s that go into production must reside on a Printed Circuit Board (PCB). Unfortunately, the design and layout of this PCB is often an afterthought and never considered in the planning of the chip itself. The result is a PCB that is very difficult to complete on a minimal number of layers and signal integrity is often compromised. This often creates a huge bottleneck in th...

متن کامل

Design Methodology: Edgeless 3D ASICs with complex in-pixel processing for Pixel Detectors

The design methodology for the development of 3D integrated edgeless pixel detectors with in-pixel processing using Electronic Design Automation (EDA) tools is presented. A large area 3 tier 3D detector with one sensor layer and two ASIC layers containing one analog and one digital tier, is built for x-ray photon time of arrival measurement and imaging. A full custom analog pixel is 65μm x 65μm...

متن کامل

Software-Compiled System Design: A Methodology for Field- Programmable System-on-Chip Design

With the proliferation of Field-Programmable System-onChip (FPSoC) devices such as Altera Excalibur and Xilinx Virtex II Pro, more system integrators are now facing the challenge of merging hardware and software design. This paper describes software-compiled system design, a methodology supporting the design of electronics containing both programmable logic and software-driven microprocessors. ...

متن کامل

Improved PCB circuit design by Co-designing chips with User Definable Pinouts

What if you could design ultimate boards simply by instructing your IC supplier to change the pinouts of the chips according to your needs? Today, that wish seems like a fairy-tale. Today’s reality is that the semiconductor chip design team decides what type of IC package to use and how to assign the pinouts. Legacy IC package pinouts are cast in stone and defined in the chipmaker’s datasheets....

متن کامل

-chip Ic Decoupl Ing Measures

Over the years, many papers and articles have been written about optimizing off -chip IC decoupling. Many IC vendor application recommendations feature a cluster of decoupling capacitors adjacent to the IC, in close proximity to one another—viz. an electrolytic capacitor along with a small and a large value ceramic capacitor at the various supply nodes. Th e basic conviction underlying this app...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013